Chapter 9

Forward Silicon Tracker

9.1 Introduction

The ability of BTeV to study beauty and charm decays to unprecedented precision is critically linked to the performance of its tracking system. The BTeV tracking system is based on the pixel detectors, which identify the tracks and determine their momentum in the vicinity of the interaction region, and on seven stations of straw and silicon strip planes, which cover an acceptance of about 300 $mrad$ in the forward region. Silicon strip planes are placed in the innermost region, around the beam pipe, where the particle flux is very high, and cover the acceptance from the beam pipe to the inner edge of the Forward Straw system, which starts at 13 cm.

Our design consists of stations with three planes of 320 μm thick single-sided silicon strip detectors with 100 μm pitch. The silicon sensors, which have an area of about $7.9 \times 7.9\ cm^2$, are arranged in ladders of 4 daisy-chained sensors each, in such a way that four adjacent ladders form a plane as illustrated in Fig. 9.1.

The ladders are mounted on a low-mass carbon fiber support which is designed to ensure a proper relative alignment among all the elements of a single plane and also among different planes within the same station.

The carbon fiber supports (see Fig. 9.18) can be stacked and properly rotated to provide three views in each station, X, U and V. The two stereo views, U and V, are at $\pm\ 11.3^o$ around the Y bend coordinate. Each plane contains 6144 read out channels; the entire system of 7 stations has 129,024 channels in total (1 arm).

The Si-sensors are the standard p-on-n type and are produced with the same technology developed by the CMS collaboration for their IB2 detectors. They have an outer p^+ guard ring structure suitable for break-down voltages of 700-1000V and an inner ring used to bias the implant through arrays of poly-Silicon resistors.

The front-end electronics is distributed along the two opposite edges of each plane and is cooled by a fluid circulating in a duct embedded in the support structure around the periphery of the plane. The preamplifier chips are AC coupled to the strips by means of



Figure 9.1: Sketch of a Forward Silicon Tracker plane. It consists of four ladders, each with four daisy-chained Si-sensors. The two pairs of sensors on each ladder are read out separately by the front-end electronic chips placed at the two ends of the same ladder. There is some overlap between adjacent ladders to ensure good efficiency over the entire plane.

capacitors directly integrated on the sensors. Each channel is read out in binary mode providing a $\sigma = 100\ \mu m/\sqrt{12} = 29\ \mu m$ resolution, adequate for our physics goals.

The hybrid circuits, which hold the read out chips at each end of the ladders, are connected to the periphery of the forward acceptance cone by means of a very light Kapton flex cable, which carries all the necessary power supplies, control and data signals. A complete description of all the required items is detailed in section 9.5, (Hybrids and Flex cables).

Table 9.1 lists all the geometric parameters and the main characteristics of the Forward Silicon Tracker system. This configuration has sufficient segmentation to handle the high hit multiplicities that are expected when $b\overline{b}$ events are produced. Indeed, the peak occupancy value in the Forward Silicon Tracker as predicted by BTeV GEANT is only about 2.4%, for a $b\overline{b}$ event produced at the design luminosity of 2×10^{32} cm^{-2} s^{-1}, accompanied by an average of six minimum bias events at 396 ns bunch spacing.

We do not foresee any major problems in building these detectors since we can profit from the enormous experience accumulated in this field in the last few years.

9.2 Forward Silicon Tracker general requirements

The Forward Silicon Tracker has to fulfill the following general requirements, which are dictated by the physics goals of BTeV.

Property	Value
Silicon Sensors	$\sim 7.9 \times 7.9\ cm^2$, p-on-n type
Pitch	100 μm
Thickness	320 μm
Sensor configuration	4 ladders with 4 sensors each
Coverage	$30.6 \times 31.6\ cm^2$
Central Hole	$5.4 \times 5.4\ cm^2$ ($7.9 \times 7.9\ cm^2$ for last station)
Total Stations	7
Z Positions	85.5, 127.5, 185.5, 277.5, 321.5, 371.5, 714.5
Views per Station	3 (X,U,V)
Channels per view	$6,144$
Total Channels	$129,024$
Read out	Sparsified Binary

Table 9.1: Properties of the Forward Silicon Tracker.

9.2.1 Resolution and mass

The granularity of each micro-strip plane is one of the defining characteristics of the system. The granularity has been chosen to keep the occupancy per strip at the level of a few percent when a $b\overline{b}$ event is produced at 2×10^{32} cm^{-2} s^{-1} luminosity. At the chosen value of 100 μm pitch, a strip binary read-out is enough to ensure an adequate position resolution for high momentum measurement. Particular care should be devoted to reduce the amount of material in the micro-strip planes.

- **Granularity**: the strips must have a pitch of 100 μm and a length equal to one half the length of the ladder.
- **Position Resolution**: the spatial resolution of each micro-strip plane must be of the order of 30 μm, corresponding to that achievable by reading out the micro-strips in binary mode
- **Material Budget**: each station should have no more than 1.5 % of a radiation length (averaged over a 30 cm radius circle around the beam pipe), including all support structure material.

9.2.2 Read Out

BTeV is designed to operate at a luminosity of 2×10^{32} cm^{-2} s^{-1} with beam-crossing intervals or 132 ns or 396 ns. In the latter case, an average of 6 interactions per beam crossing are expected. No Level 1 Trigger is available to read out micro-strip data. All hit data must be read out in a zero suppressed format, and spurious hit data must be minimized. The Forward Silicon Tracker must have high enough bandwidth so that all data from every beam

crossing can be read out and temporarily stored for high-level trigger decision and eventually data acquisition.

The specifications for the read out chip are given in Sec. 9.4. The general specifications for the full read out system are:

- **Noise**: the noise rate of the system must be less than 10^{-3} per strip.
- **Efficiency**: at design luminosity, each micro-strip plane must have a hit efficiency of 95 % during its entire operational lifetime. This includes losses due to dead strips, noisy strips whose output is suppressed, and any loss of data by read out electronics, or read out dead time.
- **Read out bandwidth**: the Forward Silicon Tracker read out should be very fast and data-driven. This means that all hit strip data have to be read out and be available to the trigger processor every bunch crossing.

9.2.3 Radiation hardness

The anticipated radiation field at the Forward Silicon Tracker has been estimated with BTeV GEANT and MARS calculations. The hottest regions will be those nearest the beam on each detector element. Radiation hardness requirements are driven by the most exposed plane near the interaction region. Here, the integrated number of minimum ionizing charged particles per ten years of running at a luminosity of 2×10^{32} cm^{-2} s^{-1} has a peak value of $\sim 2 \times 10^{14}$ cm^{-2} on the inner detector edge around the beam pipe and falls off to a value of $\sim 10^{13}$ cm^{-2} on the detector periphery, where read out electronics are located. The detector components must continue operating in this environment, with acceptable levels of signal-to-noise, operating voltages, efficiency, and spatial resolution.

- **Radiation Tolerance**: All the components of the Forward Silicon Tracker, including read out chips, sensors and glues must remain operational up to 10 years of BTeV running at the nominal luminosity.

9.2.4 Dimensions

The Forward Silicon Tracker detector dimensions are chosen to cover all the inner zone of the forward acceptance, where the particle flux is too high to be handled by straws. The inner hole on the planes is determined by the radius of the beam pipe, which is constant for all stations except the last one.

- **Size of micro-strip planes**: the dimensions of the active area of the micro-strip planes must be $27 \times 27\ cm^2$ at least.
- **Size of the inner hole**: the size of the inner hole in the micro-strip planes should be $5.4 \times 5.4\ cm^2$ for the first 6 stations and $7.9 \times 7.9\ cm^2$ for the last one.

9.2.5 Electrical & Magnetic Interference

The Forward Silicon Tracker must be designed to withstand the magnetic forces that occur on materials inside the vertex magnet and in its extensive fringe field region. In addition, it must be able to withstand the transient-induced eddy current forces that occur on any electrically conducting material when the vertex magnet is ramped to maximum current, or, more importantly, when it trips off.

- **Immunity from dipole magnet**: The whole Forward Silicon Tracker and its read out electronics must not be affected by the presence of the 1.6 T magnetic field or by tripping of the magnet.

9.3 Sensors



Figure 9.2: Details of the silicon strip sensors. Shown are the alignment markers placed along the sensor borders.

The sensors we plan to use have a 100 μm pitch and 320 μm thickness. Referring to Fig. 9.1, the shape of the employed sensors is square, $\sim 7.9 \times 7.9\ cm^2$, with the exception of the four sensors surrounding the hole for the beam pipe. In this case two kinds of sensors with a corner cut-out at 45^0 are adopted, one the mirror image of the other.

The most important parameter that has to be taken into account in order to define the type and the technology of the BTeV sensors is the radiation environment where they are



Figure 9.3: Detailed layout of the silicon sensor.

expected to operate. In BTeV, we expect a radiation level at the silicon detectors that decreases rapidly with increasing distance from the beam.

Important radiation damage effects will be confined to a small region closest to the beam line. The highest level of radiation occurs at the station nearest to the interaction region. As shown in Fig. 9.4, the maximum value of the fluence is expected to be $\sim 1.6 \times 10^{13}$ $particles/cm^2/year$, given a luminosity of 2×10^{32} cm^{-2} s^{-1}. The most severe problem induced by radiation is related to the change of doping concentration in the bulk, which causes important variations of the full-depletion voltage. In our particular situation of highly non-uniform irradiation, this means that we have to provide a bias-voltage suitable to simultaneously fully deplete both the less radiation damaged regions as well as those highly damaged. We also have to ensure that this bias voltage remains lower than the breakdown voltage during for the entire operation of the detectors.

Several measurements have been carried out by the ROSE [2] and the CMS [4] collaborations on the radiation hardness of the silicon strip detectors. In general, it turns out that in order to limit/delay the degradation of performances due to the reverse annealing, the sensors should be kept at low temperature, typically between $-5C^o$ and $-10C^o$. For detectors with characteristics similar to ours [3], measurements [2] and simulations [4] have confirmed that, after a uniform irradiation of $\sim 2\times10^{14}/cm^2$ 1 MeV neutrons, the full-depletion voltage



Figure 9.4: Radiation dose as a function of position in Forward Silicon Tracker Station # 1. The horizontal magnetic field concentrates more particles above and below the square central beam hole than on either side.

still remains lower then 400 V. This fluence corresponds to about twice the expected dose for 10 years of BTeV operation (we used the conversion factors quoted in [5]). By lowering the bulk resistivity at 1-3 $K\Omega\ cm$, one can even improve the radiation hardness by shifting toward higher values the fluence at which the *type-inversion* takes place. The second critical parameter that was measured as a function of the irradiation dose is the breakdown voltage. With a proper choice of technology [6] the breakdown voltage still remains higher than 500 V after the same dose of $\sim 2 \times 10^{14}/cm^2$ 1 MeV neutrons. For these sensors, a particular ratio between strip width and pitch, $w/p = 0.25$, was chosen as a compromise between a low total strip capacitance and a stable detector operation at high voltage. Each strip had a metal overhang in order to enhance the breakdown performance. It was determined that for the $< 100 >$ crystal orientation the inter-strip capacitance does not depend on the irradiation dose.

On the basis of the previous arguments, the Si-sensors we intend to use in BTeV are of the standard p-on-n type and are produced with the same technology developed by the CMS collaboration for their IB2 detectors. They have an outer p^+ guard ring structure suitable for break-down voltages of 700-1000V and an inner ring used to bias the implant through arrays of poly-Silicon resistors These sensors can be provided by several vendors, such as Hamamatsu, ST or SINTEF. We bought a dozen of these sensors from CMS (CMS IB2 sensors, 61 $\times$ 116 mm^2 active area, 120 μm pitch, 320 μm thickness, 30μm implant width, $< 100 >$ crystal type) to certify their performance and their radiation tolerance at the doses expected in BTeV. Our preliminary results from the irradiation tests we performed in the

summer 2004 at the University of Indiana Cyclotron Facility demonstrate that this type of sensors can be safely used in BTeV without any important degradation of their performance for at least ten years.

After an absorbed dose of 5 MRad (equivalent to the maximum dose expected in a small annular region surrounding the beam-pipe after ten years of operation in BTeV), the loss of signal is limited to only a few percent, provided the bias voltage is raised to 350 V. The reverse current can be heavily reduced in the range of a few tens of microAmperes, with enormous benefits in terms of noise, if the sensors are run at a temperature around $-10\ ^0C$. For additional details of our measurements on irradiated sensors we invite the reader to refer to the specific R&D section at the end of this chapter.

The general layout of the sensors we intend to use in BTeV is given in Fig. 9.2 and the details of the strips and the guard-ring in Fig. 9.3.

9.4 Electronic read out

The front-end processing of the signals from the Forward Silicon Tracker will be performed by custom-designed ICs mounted on hybrid circuits that distribute power and signals, and thermally interface the ICs to the cooling system. The ICs consist of 128 channels, each connected to a detector strip. The signals from the strips, after amplification and shaping, are compared to a preset threshold. To achieve the required position resolution, the channels have to provide only a binary information (hit / no hit), generating a logic 1 at the output if a signal exceeding the threshold is detected. An additional 3 bit analog information will be provided by a Flash ADC for calibration and monitoring purposes. The dimensions of the read out IC are expected to be about 7.5 x 4.5 mm^2, while the power dissipation will be about 4 mW/channel. For each channel with a signal above threshold the strip number, the chip identification number, and the related bunch crossing number will be read out and transmitted to a Power/Data Splitter Board and afterwards to the Data Combiner Board. The read out chips use the same programming and data output interface as the pixel read out ICs, so the same DAQ system can be used. The data output from the Forward Silicon Tracker will be sparsified, i.e. will consist only of those channels generating a hit above a suitably chosen threshold.

9.4.1 Read out chip

Requirements

The micro-strip electronics must ensure that the detector system operates with adequate efficiency, but also must be robust and easy to test, and must facilitate testing and monitoring of the micro-strip sensors. AC coupling is assumed between the strips and the read out electronics.

- **Binary read out:** The micro-strip read out should be binary with a threshold of about 0.2 MIP.

- **Dynamic Range:** The dynamic range of the front-end chip should cover up to 2 MIP's.
- **Peaking Time:** The peaking time of the front-end signal at the shaper output should ensure that the comparator output be latched in the correct bunch crossing (at 132 ns or 396 ns bunch crossing period).
- **Noise:** The equivalent r.m.s. noise of the front-end electronics has to be $\sim$1000 e^- at C_D=20 pF and should not increase significantly after irradiation.
- **Threshold and Dispersion:** Each microstrip channel will be read out by comparing its signal to a settable threshold around 0.2 MIP. This analog threshold shall be adjustable via digital control for each channel. Typical settings shall be from 2000 to 5000 equivalent electrons at the input. Threshold dispersion must be low enough that the noise figure of the analog section of the front-end, $\sim$1000 electrons, would not be significantly degraded. Typically, this should be 400 electrons at most and should be stable during its entire operational lifetime.
- **Comparator Time Resolution:** The comparator must be fast enough to guarantee that the output can be latched in the correct bunch crossing (at 132 ns or 396 ns bunch crossing period)
- **Time Stamp:** Each Forward Silicon Tracker hit must be given a correct timestamp which identifies the beam crossing number.
- **Masking, Kill and Inject:** Each Forward Silicon Tracker channel must be testable by charge injection to the front-end amplifier. By digital control, it shall be possible to turn off any micro-strip element from the read out chain.
- **Cross-talk:** Must be less than 2%
- **Power Consumption:** The power consumption of each read out channel must be less than 4 mW
- **Control of Analog Circuitry on Power-Up:** Upon power-up, the read out chip shall be operational at default settings.
- **Memory of Downloaded Control of Analog Circuitry:** Changes to default settings shall be downloadable via the read out chip control circuitry, and stored by the read out chip until a new power-up cycle or additional change to default settings.
- **Read-back of Downloadable Information:** All the data that can be downloaded also shall be readable. This includes data that has been modified from the default values and the default values as applied on each chip when not modified.
- **Data Sparsification:** The data output from the Forward Silicon Tracker shall only consist of those channels that are above the settable threshold.

- **Micro-Strip output data content:** The Forward Silicon Tracker hit data must include the beam crossing number, chip identification number, and the micro-strip hits for that beam crossing.
- **Efficiency:** At design luminosity, the Forward Silicon Tracker read out must have a hit efficiency of at least 99% during its entire operational lifetime. This includes any loss of data by read out electronics or read out dead time.
- **Read out bandwidth:** The Forward Silicon Tracker read out should be very fast and data-driven. This means that (on average) all hit strip data have to be read out and be available to the trigger processor every bunch crossing.
- **Radiation Tolerance:** All the components of the Forward Silicon Tracker read out system must remain operational up to 10 years of BTeV running at the nominal luminosity.

Implementation

The Fermilab Silicon Strip read out (FSSR) chip is a mixed-signal circuit occupying an area of about 7.5×4.5 mm^2. It can be described as including four logic sections, as shown in Fig. 9.5. They are the core, the programmable registers and digital-to-analog converters, the programming interface and the data output interface. The architecture of the digital back-end is called pseudo-Pixel. It is based on the BTeV pixel read out chip, FPIX2. The I/O protocols for the two chips are identical. The 128 strips serviced by one chip are subdivided into 16 sets of 8 strips. Each set is made to behave like a single column in the FPIX2 architecture. While FPIX2 is a 22×128 array of pixels, FSSR will look like a 16×8 FPIX2. The same programming and data interface used in FPIX2 is used again in FSSR. This implies that tere will be a 24 bit data word output by the FSSR. 3 bits will be used for the analog information provided by the Flash ADC, 4 bits will be necessary to encode the strip number, 5 bits will be used to encode the set number, 8 bits will be used for the BCO number and 1 bit will be used as the sync bit. This leaves 2 extra bits. The chosen architecture is called pseudo-Pixel. It is essentially identical to the architecture of the pixel read out chip FPIX. The 128 strips serviced by one chip are sub-divided into 16 sets of 8 strips. Each set is made to behave like a single column in the FPIX architecture. While FPIX is a 22×128 array of pixels, FSSR will look like a 16×8 FPIX. The same programming interface and data interface implemented in FPIX is used again in the FSSR. This implies that there will be a 24 bit data word output by the FSSR. Four bits will be necessary to encode the strip number; 5 bits will be used to encode the set number; 8 bits will be used for the BCO number and 1 bit will be used for the sync bit. This leaves 6 extra bits.

The FSSR core consists of 128 analog read out channels, logically subdivided in 16 sets of 8 channels each, the end-of-set logic (16 blocks, one for each set of front-end channels) and the core logic, which controls the data flow from the core to the data output interface. The programming interface accepts commands and data from a serial input bus and, in response to a command, provides data on a serial output bus. The programmable registers



Figure 9.5: FSSR chip block diagram. Arrows represent control and data flow.

are used to store input values for DACs that provide currents and voltages required by the core, for instance the threshold levels for the discriminator in the analog channel. They also have additional functions, such as controlling data output speed and selecting the pattern for charge injection tests. The data output interface accepts data from the core, serializes the data and transmits them off-chip, using a point-to-point protocol. All I/O (except the test signal injection) is differential and is fed by means of Low Voltage Differential Signaling (LVDS). Analog bias is fed to the analog channel blocks, with the exception of the discriminator.

The analog section of the FSSR Core consists of 128 channels, each including a charge preamplifier, an integrator, a shaper and a discriminator. A symmetric baseline restorer is included to achieve baseline shift suppression. The block diagram of the analog channel is shown in Fig. 9.6.

The Core communicates with the other FSSR logical blocks through the Core Logic. The 128 front-end channels are subdivided in 16 sets of eight channels each. Each of the 16 blocks composing the End-Of-Set Logic deals with one of the eight channel sets. Operation of the FSSR Core is similar to the FPIX Core and is schematically represented in Fig. 9.7. The ChipHit and ChipHasData lines shown in the picture are two diagnostic signals. In



Figure 9.6: FSSR analog channel block diagram. G_m is the preamplifier transconductor, C_F is the preamplifier feedback capacitance, C_D is the detector simulating capacitor and V_{th} is the discriminator threshold voltage. For the sake of simplicity, integrator and shaper are represented by a single block, whose transfer function is $T(s)$.

particular, ChipHit goes high whenever a discriminator fires while ChipHasData goes high every time the core has data to output.

The Programming Interface is the same as in FPIX. It provides a means for the user to control the operation of the FSSR chip, and to load and read back the contents of any of the Programmable Registers.



Figure 9.7: Block diagram of the FSSR Core.

R&D

The R&D to support the development of the FSSR chip begun in 2002. The chosen technology for integration is a deep submicron CMOS process, which can be made highly radiation resistant with some proper layout prescriptions such as enclosed NMOS transistors and guard rings. The chip is fabricated in the TSMC (Taiwan) process with 0.25 μm minimum feature



Figure 9.8: Waveforms at the output of the shaper in the FSSR prototype at a peaking time setting t_P=85 ns.

size, which has been successfully used for the implementation of the FPIX pixel read out chip. This allows us to use FPIX as a prototype for the FSSR back-end, reducing the number of needed prototypes and the overall cost.

The read out architecture[11], with the 128 front-end channels subdivided into 16 sets of eight channels each, was tested with realistic data created by Monte Carlo analysis of the interaction region, running with a back-end clock equal to 4 times the BCO clock frequency. Verilog simulations indicate the chip will be able to operate with the required 99% efficiency. The analog section of the chip [9] [10] was optimized from the standpoint of noise, comparator threshold dispersion and sensitivity to variations of process parameters. It is possible to select the peaking time of the signal at the shaper output (60 ns, 85 ns, 125 ns) by changing the value of capacitors in the integrator and in the shaper. In this way the noise performances of the chip can be optimised according to the signal occupancy, preserving the required efficiency. The first FSSR prototype was submitted in July 2003. This prototype has the same structure as the final chip. It consists of 114 analog channels connected to a full back-end section. The prototype was successfully tested. Both the analog front-end and the digital back-end were found to function properly. Fig. 9.8 and Fig. 9.9 show the measured signal waveforms at the shaper output and the Equivalent Noise Charge ENC as a function of the detector capacitance CD. These data are in very good agreement with simulations, and noise performance is within the specifications. ENC values for channels with different input device differ by 10-15 %. Presently (September 2004) work is under way to perform tests with strip detectors. Table 9.2 shows the main measured parameters of the analog section. Given



Figure 9.9: Equivalent Noise Charge ENC as a function of the detector capacitance CD at a peaking time setting t_P=85 ns in the FSSR prototype. The preamplifier input device is an NMOS with W/L=1500/0.45.

the successful results of the first prototype, the submission of a full-scale, 128-channels chip prototype is foreseen in late 2004. This version will have the full functionality of the final production chip. With respect to the first prototype, the preamplifier gain will be increased to reduce threshold dispersion. The 3 bit Flash ADC will be also added to get the analog information necessary for calibration and monitoring of the system.

Power dissipation	P=3 mW			
Preamplifier input device	NMOS, W/L = 1500/0.45			
Charge sensitivity	G_Q=75 mV/fC			
Comparator rms threshold dispersion	Without baseline restorer: σQ_{th}= 800 e rms With baseline restorer: σQ_{th}= 450 e rms			
Signal peaking time at the shaper output		t_P=60 ns	t_P=85 ns	t_P=125 ns
Equivalent Noise Charge at C_D=20 pF	W. basel. res. W.o. basel. res.	900 e^- rms 1100 e^- rms	750 e^- rms 870 e^- rms	600 e^- rms 750 e^- rms

Table 9.2: Measured parameters of the analog section of the protoype FSSR chip.

9.5 Hybrids and Flex cables



Figure 9.10: Organization and cabling of the Forward Silicon Tracker electronics: the Junction Card, located outside the acceptance region, repeats the signals between the read out chips and the Data Combiner Board and distributes the power to the chips and the sensors. The electrical connection between the Junction Card and the detectors is provided by very low-mass flex cables.

Fig. 9.10 provides a sketch of the organization and cabling of the electronics of the Forward Silicon Tracker. The Data Combiner Boards are the interfaces to the BTeV DAQ. The Junction Card, located outside the acceptance region, repeats the signals between the read out chips and the Data Combiner Board and distributes the power to the chips and the sensors. Silicon sensors are connected to the read out chips on the hybrids via pitch-adapter circuits, whose function is to provide a correct matching between the different granularity of the wire bonding pads of the hybrid and the micro-strip; hybrids, in turn, are connected to the Junction Card through very low-mass flex cables, whose first short portion, the *pigtail*, can be detached thanks to miniaturized connectors; and, finally, the Junction Card is connected to the power supplies and to the Data Combiner Board by means of regular cables. The actual modularity of the electronics is that indicated in the sketch: one Data Combiner Board serves one Junction Card, which, in turn, serves four hybrids, i.e. four half-ladders. The hybrid substrate is composed of Beryllium Oxide, a very reliable technology which was



Figure 9.11: Layout of the hybrid circuit lodging six FSSR read-out chips.



Figure 9.12: Schematics of the *pig-tail* which connects the hybrid circuit to the flex cable.



Figure 9.13: Cross section of the flex cable. Signal differential pairs, digital (DVDD) and analog (AVDD) low-voltage power supply as well as high-voltage power supply (HV) are shown. The mean radiation lenght of these cables is about 0.2 %.

successfully employed for the proposed RUN IIb upgrade of the CDF Silicon tracker. Details

of the hybrid circuit, the pig-tail flex cable and the flex cable are given in Fig. 9.11, Fig. 9.12 and Fig. 9.13, respectively.

In the present prototype version of the hybrid, see Fig. 9.11, we connected to the flex-cable all the serial data outputs and controls of the read out chips. These sum up to 56 differential signals or 112 lines. In the final layout, both for the hybrids as well as for the flex-cables, we will use only the lines required by our expected data-rate.

9.6 Mechanical support and cooling system

9.6.1 Requirements

The mechanical structure of the Forward Silicon Tracker system and the embedded cooling system have to fulfill the following requirements.

9.6.1.1 Mechanical Support System

Each micro-strip detector plane must be divided in two halves to allow for assembly around the beam pipe. Since each half could be pre-assembled with extreme accuracy in a properly equipped lab and even the relative alignment between the two halves of a plane could be guaranteed by an adequate mechanical design, particular attention should be devoted to define requirements for the final assembly procedure in the experimental hall. Proper alignment marks should be provided both on the mechanical structure of the system and on some fixed reference of the hall. Proper survey instrumentation should be available for the final assembly. Once the detector stations are positioned with a precision of 250 μm, fine alignment can be established offline by a conventional track-residuals minimization procedure. The main requirement is to ensure sufficient stability of the system to maintain the alignment. Alignment monitors should be included in the design to maintain online control of the most critical points of the structure and eventually to set alarms.

- **Low Mass**: the Forward Silicon Tracker mechanical support structure should have low enough mass to meet the previous general requirements.
- **Division in halves**: the mechanical structure of each plane should be divided in two halves to allow for the final assembly around the beam pipe and to permit maintenance without breaking vacuum.
- **Alignment Marks**: The Forward Silicon Tracker must provide suitable alignment marks for surveying during each phase of the assembly.
- **Alignment on the halves**: The alignment accuracy between components and relative to the reference marks on each half of a plane should be better than 10 μm.

- **Alignment of the two halves**: The alignment accuracy between the two halves of the same plane should be better than 30 μm and should be guaranteed by a proper mechanical design.
- **Alignment of different planes**: The relative alignment accuracy among different planes within the same station should be better than 50 μm.
- **Alignment of different stations**: The alignment accuracy of different stations should be 250 μm with respect to the external reference marks.
- **Operating Temperature**: The design must take into account that the operating temperature of the detector will be around $\sim -10\ ^0C$ and $-5\ ^0C$. Thermal stress must be considered so that the mechanical stability of the system will not be affected.
- **Alignment Stability**: The alignment stability should be in the range of a few tens of micron in the real experimental conditions.
- **Alignment Monitor**: The alignment of the system must be monitored during the operation by means of a suitable device which allows for a better than 20 μm precision.

9.6.1.2 Cooling System

The amount of heat dissipated by the read out electronics is expected to be 12 W per half plane and is concentrated on the hybrid circuits where the chips are located. The Forward Silicon Tracker is expected to operate at a temperature around $-10\ ^0C$. The effects of radiation damage are minimized by maintaining these temperatures even when the devices are not in use. Thus, a cooling system must be designed to operate within this temperature range. Since the heat load is concentrated in a few spots of the system it is practically impossible to achieve a good uniformity of the temperature across the whole detector. Nevertheless a suitable cooling system should be designed to maintain a sufficient temperature uniformity in the whole structure and even on the sensors to avoid any appreciable degradation of the detector performance. The temperature must be controlled and reproducible. Since the operation is well below the temperatures at which the devices will be assembled, the coefficients of thermal expansion must be considered in the mechanical designs.

- **Thermal Uniformity**: the maximum temperature excursion in all the system but the front-end chips, once equilibrium is reached, shall not exceed $\pm\ 5\ ^0C$ on any plane.
- **Thermal Stability**: the temperature stability in all the parts of the system must be better than $\pm\ 2\ ^0C$ during its operational lifetime .
- **Temperature Reproducibility**: the average temperature of the system shall be reproducible (under active control) to $\pm\ 1\ ^0C$.
- **Temperature Read-back**: The temperature of each ladder hybrid shall be readable to a precision of $\pm\ 0.5\ ^0C$.

9.6.2 Implementation

The support structure we are designing in collaboration with a specialized Italian company consists of several practically identical elements, which must be combined together to assemble a station. The basic element of the system is a *ladder*, depicted in Fig. 9.14, consisting of



Figure 9.14: Sketch of a ladder support and the relative placing of silicon strip sensors, hybrid circuit, pig-tail fan-out and kapton flex cable.

a thin carbon fiber support and capable of holding four silicon strip sensors and the read-out hybrid circuit at the two opposite ends. The element of the structure, which serves as support for a half plane, is sketched in Fig. 9.15. It consists of a very light composite structure made of a sandwich of two thin carbon fiber layers with Rohacell inside. The two ladders of the half plane are attached on the opposite sides of this structure, one on front plane, the other on the back plane. A cooling duct is located inside the structure and reaches the regions where the hybrid circuits are located and the heat load is concentrated. The total material on each plane, including the support, the ladders with sensors, hybrids and pitch adapter is about 0.4 % of a radiation length (averaged over a 30 *cm* radius circle around the beam pipe), thus meeting our requirements.

The structure is designed in such a way that two half-planes can be coupled together to form a plane and three planes can be stacked to form a station. The relative positioning of the six elements comprising the station is guaranteed by suitable pins, to provide a relative



Figure 9.15: Sketch of the mechanical support of a Forward Silicon Tracker half-plane. It consists of a very light composite structure made of a sandwich of two thin carbon fiber layers with Rohacell inside. The two ladders of the half plane are attached on the opposite sides of this structure, one on the front plane, the other on the back plane. A cooling duct runs through the structure and reaches the regions where the hybrid circuits are located and the heat load is concentrated.

alignment of the two halves of a plane to within 10 μm and that of different planes to within 20 μm.

By covering the bottom and the top of the stack with a very light material, having some additional care for the interface with the beam pipe (see Fig. 9.19), we naturally define a station enclosure, in which we can improve the temperature uniformity. Indeed, once the stack is immersed in a dry-air atmosphere, the gas exchange with the outside will be drastically reduced and even the dry gas filling the enclosure will be efficiently cooled by the inner walls of the carbon fiber structure, which are in close contact with the embedded cooling ducts.

The support structure described above, constitutes what we call the *"micro-strip inner support"* since an additional structure, *"the outer support"*, is required to hold the stations in their final position around the beam pipe. For this additional support we developed a solution designed to reduce as much as possible the amount of material in the acceptance. Since the straw tubes in this region are interrupted because of the presence of the beam-



Figure 9.16: Sketch of the Forward Silicon Tracker support showing the organization of flex-cables, which cross the structure through dedicated slots.

pipe and thus require a support which can take their tension, we designed a structure which serves as support both for the straw tubes and the Forward Silicon Tracker station. This additional support is directly integrated in the straw structure as shown in Fig. 9.17. The straws of the two central modules (Module-0 straws) of the X-view are assembled inside a carbon-fiber Rohacell composite strut, which provides them with the adequate tension and has a central disk to support the Forward Silicon Tracker station. This solution avoids any duplication of unnecessary material in the experiment acceptance cone. The central disk and the underlying strut have a radial slot to allow for assembly around the beam pipe. The Forward Silicon Tracker inner supports are assembled directly on the disk as illustrated in Fig. 9.18. On the same figure we also show how this structure couples with the nearby standard straw chambers. The disk also serves as the bottom cover of the station enclosure once complemented with a proper insert to fill the slot.

At this point, the only missing pieces of the mosaic are the station top-cover and the interface with the beam pipe. In Fig. 9.19 we give a possible solution: once a tube of very light material, such as Rohacell, is fit into the hole of the outer support disk, then a cover with the same shape of the previous disk, but much lighter, can be put on the top of the structure to obtain an ideal enclosure to run the Forward Silicon Tracker. Clearly, this



Figure 9.17: The Forward Silicon Tracker outer support structure. It is directly integrated in the nearby X-view straw structure and provides support for the Forward Silicon Tracker stations and the straws themselves. The central disk and the underlying strut have a radial slot to allow for assembly around the beam pipe.

structure should be immersed into a dry-gas atmosphere at room temperature, which must be purged with high enough flow to avoid condensation on the external walls of the inner support and to prevent from cooling the nearby regions.

9.6.3 Fiber grating positioning monitor

A series of Fiber Bragg Gratings (FBGs) will provide real time strain monitoring of the Forward Silicon Tracker support. As already described in the pixel detector chapter, FBG sensors are optical strain gages placed inside the optical fiber core and consequently will not add any additional mass to the one of the fiber. The fiber diameter is about 200 microns including the acrylate coating. It is possible to multiplex several of them in the same fiber.

In Fig. 9.20 we have considered a number of sensors per fiber that varies from a minimum of three to a maximum of six. The sensors are capable of measuring strain along the fiber direction. Using this information it is possible to reconstruct the elastic displacement of the structure. The FBG colored in blue in the picture are mainly devoted to determine the bending of the support along the X-Y plane while the green ones are devoted to determine



Figure 9.18: Assembly of the Forward Silicon Tracker planes on the outer support structure. The expanded view shows the regular straw tubes in the proximity of the central gap, the Forward Silicon Tracker outer support, which contains the straws to fill the gap, and the two halves of the first Forward Silicon Tracker plane to be assembled on the central disk.

the bending of the support along the Y-Z plane. There are also four more sensors, shown in red in the picture, that measure the strain in the orthogonal direction with respect to the others (in order to avoid confusion only two sensors have been drawn). These will contribute to the reconstruction of torsional deformations. Finally the sensors in pink are required to monitor the deformation of the plate. As can be seen, the sensors are positioned in such a way to be able to separate bending from pure traction. In fact all sensors are organized in couples. For instance, for each blue sensor on the left, you will have another blue sensor on the right, that allows the separation of pure traction in the Y direction from the bending in the X-Y plane. Analogous considerations can be performed for the other sensors. The blue sensor on the upper left is in the same fiber as the green ones so that this fiber will contain 5 sensors. The other three blue sensors are in an independent fiber. The four red sensors are in another independent fiber. Finally in a fourth fiber six more sensors are considered for monitoring the plate deformations. So with this configuration we have 12 sensors for monitoring deformed shapes of the vertical support and 6 sensors for the plate. The total number of sensors required is 18×6 stations $= 108$ sensors. Actually at the present stage of study this number of sensors seems underestimated if a high resolution deformation monitoring is required; for this reason the requested number of sensors is 168 typically organized in strings of four sensors per fiber.



Figure 9.19: Sketch of the beam-pipe interface for Forward Silicon Tracker stations. A tube of very light material, such as Rohacell, is fit into the hole of the outer support disk; a cover with the same shape of the previous disk, but much lighter, is then put on the top of the station structure to create the Forward Silicon Tracker station enclosure.

9.6.4 Cooling system

The cooling system for the Forward Silicon Tracker employs a water-glycol liquid mixture flowing in a closed loop circuit at $-20\ ^0C$ and sub-atmospheric pressure. It is designed to absorb the heat generated by the read out electronics. In addition, another system is required to ensure a dry-gas environment to run the Forward Silicon Tracker and to prevent them from cooling the regions around the station enclosures. In designing and costing these systems we heavily used the analogous project developed for D0 RUN IIb upgrade.

The total power dissipated by our electronics will be 500-600 W; including the heat coming from external sources, such as power dumped into the coolant by the circulation pump, the warm dry-gas flowing outside the station enclosures and the losses along the lines, the total power to absorb should not exceed 1 KW.

The coolant distribution system consists of a closed-loop line which starts from an open reservoir, crosses in parallel all the support elements of the stations, enters the chiller/pump unit and finally goes back to the initial reservoir. The pressure in the loop is set by the open reservoir: it starts from 1 Atm and progressively drops until it reaches the minimum value



Figure 9.20: Sketch of the FBG positioning monitor system

at the input of the chiller pump. The coolant reaches all the station locations through a vacuum-jacketed supply pipe; it is distributed through manifolds to each duct embedded in the station structure and it is recollected on a vacuum-jacketed return pipe. An air-separator tank is inserted on the line just before the chiller. The system is provided with a backup chiller unit and a backup vacuum pump for the air separator.

The dry-gas distribution system employs dry-air at room temperature to purge all the sections of the acceptance cone along the beam axis where the stations are located. These sections can be easily delimited by very light Mylar foils placed on both sides of the external frame carrying the Junction Cards, to which the flex cables are connected. The dry-air enters the sections from the sides and leaves from a narrow annular opening around the beam-pipe. Given the substantial lack of any sealing, significant flows of dry-air will be required to guarantee an adequate purge of the sections.

9.7 R & D

9.7.1 Sensors characterization and irradiation tests

We bought three sensors from CMS (CMS IB2 sensors, 61 $\times$ 116 mm^2 active area, 120 μm pitch, 320 μm thickness, 30μm implant width, $< 100 >$ crystal type) and have recently purchased another sample of ten to study their characteristics and performance. In particular we are interested in understanding the behavior of these sensors when only a small region of them is just going through the *type-inversion* process.



Figure 9.21: V-I curves for different values of the irradiation dose. The histogram in the inset shows the same characteristics curve before the irradiation.

This represents a kind of steady situation for the sensors during their operation in BTeV. Indeed, the *type-inversion* will be initially located on the inner edge of the sensors and then, will slowly move toward the opposite edge. Operating the sensor in this situation is particularly critical since strips will cross regions characterized by a continuous change of the doping, from a n type bulk, essentially equal to that of non irradiated sensors, to a p type bulk, passing through a condition where the bulk has no effective doping. The depletion voltage will consequently vary over a wide spectrum of values, reaching a minimum where the *type-inversion* is taking place.

During the summer of 2003 we irradiated two CMS sensors at the Indiana University cyclotron up to a dose of about 5 MRad. This dose corresponds to what we expect to accumulate in BTeV in 10 years of operation. The sensors were exposed to a 200 MeV proton beam having roughly a gaussian profile with a $\sigma \sim 1$ cm. The beam was centered

on the middle point of one edge of the sensors to reproduce the conditions of the irradiation they will receive in BTeV.

In Fig. 9.21 we show the *V-I* curves at different doses for sensor 1. The inset shows the behavior before the irradiation. The measurements were taken at 26 ^0C (room temperature). Fig. 9.22 compares the V-I characteristics just after the irradiation with that measured the following day, once the sensor was cooled down to -17 ^0C the leakage current became more than two orders of magnitude lower. In Fig. 9.23 we quote the measured leakage current



Figure 9.22: The V-I characteristics of the irradiated detector at two temperatures. The black curve at room temperature, $+26$ ^0C, just minutes after the irradiation, the red line the next day, after cooling the detector down to -17 ^0C.

as a function of the absorbed dose at a fixed bias voltage, $V_B = 400$ V, and compare measurements with what we should expect from the theory. The agreement is very good at high temperature; at -17 ^0C the measured values are a little lower than expectations probably because the actual temperature of the sensors in the refrigerator was lower than that reported by a thermometer which was placed above them but not in direct contact.

Two different setups have been used to fully characterize the sensors before the irradiation tests:

- *A laser test-bench*: an XY micrometric table with a collimated laser source mounted on the Z axis (Nd:YAG laser, $\lambda = 1064$ nm, ~ 2 mm absorption length in Silicon). Measurements are carried out with a PC-based commercial data acquisition system, VA-DAQ, manufactured by Integrated Detector & Electronics (IdeAs), Fig. 9.24.



Figure 9.23: Leakage current as a function of the absorbed dose at a fixed bias voltage of $400V$ and for two different temperatures. Theoretical expectations are superimposed as indicated in the figure.



Figure 9.24: The laser test-bench, used to characterize the detectors, as described in the text.

- *A cosmic ray telescope*: a telescope of 6 micro-strip stations, each featuring two 384 channel detectors for X and Y measurements. Measurements are carried out using a

custom DAQ (borrowed from the AGILE space-borne experiment). The DAQ is based on a VME system and uses the TAA1 chips, also manufactured by IdeAs, Fig. 9.25.



Figure 9.25: The cosmic rays tracker system, used to characterize the detectors, as described in the text.

The read out chips used were the VA/TA chips manufactured by IdeAs.

We will comment on some of the measurements we performed. In Fig. 9.26 we show the result of scanning a sensor with the laser source. The total collected charge by the illuminated strips is reported as a function of the position on the sensor. The gain of all channels was equalized by measuring the MIP peak of cosmic rays with the second setup. The projection of the previous plot along the strips is given in Fig. 9.27. On this particular sensor, we observe a drop of about 5% in the collected charge from the end of the strip nearest the read out chip to the opposite end.

A final step in the characterization of the detectors has been the analysis of data taken using the irradiated detector (5 MRad). A setup very similar to the non-irradiated one was used, but the whole system was placed in a thermally controlled environment to keep the temperature constantly down to $-13\ ^0C$ and thus, to slow down the reverse annealing effect. (See Fig. 9.28) We first accumulated a set of measurements on a non-irradiated detector, in order to set a reference, and then repeated that same set on the irradiated one. The various positions of the laser spot are presented in Fig. 9.29, corresponding to a scan of the sensor along a central strip, whose end point was centered in the highest irradiation area of the incoming beam. The voltage bias was $160V$ for the non-irradiated detector, above the full depletion, and $350V$ for the irradiated one. The results are shown in Fig. 9.30a; the upper (blue) points, corresponding to the non-irradiated detector, feature a drop in charge collection of about 7% moving away from the read out chip. The lower (red) points,



Figure 9.26: Scan of a CMS sensor with the laser source before the irradiation. The total collected charge by the illuminated strips is reported as a function of the position of the laser on the sensor.



Figure 9.27: Total charge collected as a function of position of the laser source along the strips.

corresponding to measurements on the irradiated detector, show an additional drop in charge collection of about 5%, entirely due to irradiation damage.

In Fig. 9.30b, we show the collected charge as a function of the bias-voltage for each position on the irradiated sensor. These results are very preliminary since we still need to check for systematic effects, but they are certain enough to demonstrate that these sensors can be safely employed in BTeV for at least ten years, without any important degradation of performance. The measured loss in charge collection is limited to a few percent even operating them at a bias-voltage value of 350 V which is well below the breakdown region.

In conclusion, these measurements confirm the excellent performance of the CMS sensors and make us confident that they represent an excellent choice for BTeV.

Figure 9.28: The setup used to measure irradiation effects. *a*) The irradiation target of the Indiana University Cyclotron Facility. *b*) The aluminum cage lodging the irradiated sensor. *c*) The hut containing the measurement setup: visible is the laser and the alignment camera. *d*) The coolant refrigerator, used to maintain the detector at a constant $-13\ ^0C$. *e*) The rack with the laser control system.



Figure 9.29: Laser spot positions for several charge collection measurement along a strip in the central region. The end point was centered in the highest irradiation area of the incoming beam.



Figure 9.30: Charge collection along the strip. In fig. *a*, showing the collected charge vs. position along strip, the upper (blue) points are relative to the non-irradiated detector, lower (red) points to the 5 MRad irradiated one. Fig. *b* shows collected charge vs. bias voltage for different positions along the strip.

9.8 DAQ system for tests and production

9.8.1 Introduction

This section describes the DAQ system we developed for tests and diagnostics during the R&D and the production phases of the Forward Silicon Tracker. The same DAQ system will also be used by other BTeV groups for test beam activities. During the design and implementation process of the DAQ, several modern computing techniques have been tested and employed; we will certainly make fruitful use of the expertise acquired at this stage for the design of many aspects of the final DAQ system.

This rather sophisticated read-out system has been successfully used to make extensive laboratory tests with the pixel detector and is installed and operational at the test beam (we remind readers that the digital read-out chip is the same for both pixels and silicon strips).

9.8.2 Description

The DAQ design is based on the PCI bus protocol, a widespread standard in the computing industry, which offers several benefits, one being its relatively low cost and another the large amount of available core software to develop custom applications. The digital part of the Forward Silicon Tracker front-end is designed to be practically the same as that of the pixel detector, thereby allowing for a common read-out scheme for these two detectors.

In their final configurations, both the pixel and the silicon strip detectors will be read out in a sparsified mode, with no external trigger to drive the incoming data flux. Any system devised to read the data from of these detectors must be able to cope with two different clocks, the one used by the read-out chips and the one used by the read-out processes on the host computer (usually the CPU clock). The different pace of these clocks, along with possible rate fluctuations due to varying beam intensities, can create bottlenecks in the transition of data from the detectors to the final mass storage on the host computer. This problem has been the central focus of our design of the DAQ, in order to allow the system to operate in an efficient and lossless way under a sustained high data rate.

In our design each detector is connected to a PMC (Programmable Mezzanine Card) [7] featuring a suitably micro-programmed FPGA (Xilinx Virtex II) in charge of taking care of formatting and time-stamping the data produced by the detector. The PMC is then connected to a PTA (PCI Test Adapter) board [8] featuring an Altera FPGA (for data-flow and initialization control) along with two 1 Mb memories. Several PTA boards are lodged together on a PCI bus extender and finally connected to a host DAQ PC (Fig. 9.31 shows a schematic representation of the data flow).



Figure 9.31: Schematic representation of the data flow from the detectors to the mass-storage, through the PMC mezzanine and the PCI cards.

Each time a strip generates data above threshold, the address, along with time-stamp information (and pulse height in the case of pixels), suitably formatted, are sent to a PTA board to be stored in one of its two local memories. The FPGA's are programmed to handle the swapping between these two local memories and the synchronization with the external read-out process (running on the host DAQ PC) to smoothly handle a sustained data rate, adequate to the test beam requirements.

The principle of operation of this read-out scheme is the following (Fig. 9.32):

- Data are received from a detector by the corresponding PMC card and fed into one of the two internal memories of its sibling PTA board.



Figure 9.32: Schematic representation of the main components of the read-out chain. Producer and consumer, described in text, are the processes responsible, respectively, for reading out the FPIX chip into the shared memory and from there to the host computer.

- As soon as any memory in the system is full, all PTA boards are synchronously commanded to swap the data-flow to their memories: those used so far are frozen and immediately made available for read-out by the host computer, while the others are used to continue reading events from the detectors without any data loss. The memories on the PTA boards, therefore, act as a first level compensation buffer to account for rate fluctuations (Fig. 9.32).
- Events are then fed, by a producer process, to the host computer on a statically allocated shared memory, implemented as circular buffer (this is accomplished by a specialized process). This shared memory, usually much larger than the memory banks on the PTA boards, by a factor 50 at least, acts as a second level compensation buffer. While the PTA memories compensate rate fluctuation for an individual detector, the global shared memory does the job for all the detectors together.
- Data are then continuously flushed from this memory to mass storage by a *consumer* process, which builds events on the fly and makes them persistent.

A crucial aspect of this design is to keep the event-builder algorithm as simple and efficient as possible. An event, defined as *the set of all hits marked by the same time-stamp*, is in general spread out over several PTA boards which can in principle receive data at different rates. In absence of a specifically defined strategy to synchronize the flushing of these memories, this sparse read-out makes the event builder extremely cumbersome and inefficient, since hits of an event will be located at progressively more distant locations in the shared memory. The event builder sorting algorithm will then need to explore larger and larger sections of the memory in order to assemble all the hits of an event. Moreover, should the distance between the locations of all hits of an event become larger than the available



Figure 9.33: Schematic representation of a complete test-beam setup.

shared memory we could start loosing events, since the pointer in the circular buffer will be reset and old locations will be overwritten.

We have therefore designed the mechanism of memory-swap synchronization to restrict the components of an event to be contained in a limited amount of memory, taking advantage of our ability to program the FPGA to generate interrupt signals. Interrupts are used to alert the read-out process that a memory on one of the PTA cards is full, in order to force a swap of all the memories in the other cooperating PTA boards (Fig. 9.33)

This is an event-driven scheme: data are collected as soon as they are produced by a detector, and no burden is placed on the DAQ software to generate signals to start and synchronize a read-out chain. This is important, since it allows testing the full functionality of the detector in an environment similar to the one envisaged for the final data taking, where no trigger is used to read out events.

Several components of this read-out have already been implemented on a Linux platform:

- The PTA board and the microprogramming of the FPGA to send and generate control

signals and interrupts. This stage required acquiring considerable expertise in using the Quartus software, used to generate code for the Altera FPGA.

- An abstract interface to the underlying PCI driver; we started using a commercially, license-bound PCI driver by Jungo, and later developed our own version. The abstract interface allows the DAQ code to be formally and factually independent of the particular choice of driver, enhancing its widespread portability.

- The interrupt-handler processes, in charge of starting the read-out of a PCI memory, synchronizing the memory-swap and the read-out of all other boards and transferring data to the external shared memory.

- The read-out process, owner of the shared memory and responsible for synchronizing with the consumer process to event-build the outcoming data and flush to a storage media. The event builder also has been implemented as a virtual class, in order to allow for different read-out schema at run-time and thus for different kinds of detectors to be read-out, greatly enhancing the potential use of this read-out DAQ.

- A package for message transmission among cooperating processes (based on the native Linux IPC system V protocol)

- A complete graphical user interface to allow users to drive the read-out process, both in a test-bench environment and in a more complex test-beam environment.

- A set of diagnostic and monitoring tools: these gather data from the DAQ by sockets on the network, where the read-out processes make information available for remote processes to use. This allows people to monitor all aspects of the test-beam progress from remote institutions in a very efficient way, without placing any computation burden on the CPU which is driving the read-out.

9.9 Forward Silicon Tracker Production Plan

9.9.1 Introduction

This document describes how we think to organize the production of all the Forward Silicon Tracker once the final design is defined and proven to satisfy all the requirements by means of tests of suitable prototypes, and before the installation at C0. It is worth noting that the Forward Silicon Tracker System consists of 7 stations, each of them having three micro-strip planes, the first measuring the X-coordinate, the second the U-coordinate and the third the V-coordinate, U and V being at ± 11.30 around the Y bend coordinate. Each plane covers an area of $30.6 \times 31.6\ cm^2$, has a 100 μm strip pitch and is 320 μm thick. The basic building block of the Forward Silicon Tracker detectors is the ladder, an array of four Silicon sensors with the read-out electronics on hybrid circuits at the two opposite ends and its own support structure. Forward Silicon Tracker planes are formed by properly combining four ladders

on very light and high precision carbon-fiber frames. Stations are obtained by stacking and rotating three identical planes. It is important to recall that the plane structure is divisible in two halves to allow for the final assembly around the beam pipe

9.9.2 Logical Organization of the Production

The Production will start once the plane and station prototypes are tested and approved. We expect this to happen in fiscal year 2007.

The main deliverables of the Forward Silicon Tracker production are:

- The Half-Planes, which will be mounted around the beam pipe during the installation at C0;
- The External Support Mechanics, which will hold the stations in the right position along the beam pipe;
- The Cooling System, which will feed the cooling ducts embedded in the plane supports;
- The External Cables, which will carry signals, controls and power supplies in the region outside the acceptance cone of the apparatus;
- The Low & High Voltage Power Supplies;
- The Junction Card;
- The Data Combiner Boards.

All these deliverables are produced in a completely independent and parallel way. In the following sections we describe the organization of the production of each deliverable. A database will keep track of all the production steps of the deliverables. It will contain all the test records and shipping logs and will be accessible on the web. Its structure will be defined on the basis of the experience gained building the prototypes.

9.9.3 Half-Plane Production

The Half-Plane Production consists of the production of the ladders and the plane supports, which can proceed in parallel, followed by the assembly of the ladders on the supports. Several tests during the production process require test stands equipped with DAQ to read out the FE chips. These tests are required to check the full functionality of the bare FE-chips, the Hybrids and the ladders before and after the assembly on the supports.

9.9.3.1 Ladder Production

The main components of a ladder are

- **Sensors**
- **Read out Chips**
- **Hybrids**
- **Flex Cables**
- **Mechanical Structure**

They will be provided by external companies and sent to SiDet for acceptance tests. Once accepted, the parts will be used to assemble the ladders.

- **Sensors**

  Responsible Institutes: **Colorado U., INFN-Milano**

  The main checks we plan to execute on sensors are to monitor their production process and to certify the radiation tolerance. They will be performed on 5-10% only of the total wafers. They include measurements of the test structures inserted on each wafer and a complete characterization of a sensor on the same wafer, strip by strip, before and after a high irradiation dose with protons. We think that once these checks have been performed, we can safely rely on the measurement data provided by the vendor for the remaining detectors. In any case, all sensors will be I-V and C-V characterized to be accepted. A probe station and a clean room will be required for these measurements. The test and shipment records of all the wafers will be stored in the database.

- **Read out Chips**

  Responsible Institutes: **Fermilab, INFN Milano, INFN Pavia**

  The read out chips will be delivered to us on 8 inch wafers. All the wafers will be probed at Fermilab, Milano and Pavia before further processing. One or more wafers will be diced so that we can carry out characterization tests to check on functionalities and performance. A probe station and a test stand with DAQ are necessary for these tests. The known good dyes on each wafer will be marked. The test records and shipment records of all the wafers will be stored in the database.

- **Hybrids**

  Responsible Institute: **Fermilab, Colorado U., INFN-Milano, INFN Pavia**

  Hybrid Production requires the preliminary production of the Forward Silicon Tracker read out chips, which will then be assembled on the hybrid boards together with all the other required electronics, such as by-pass capacitors and temperature monitors.

The read out ICs will be selected by us before being sent to the vendor for the hybrid production. Once delivered at SiDet, Hybrids will be tested for acceptance. For these tests we plan to develop a test stand, which automatically checks the functionality and performance of all the channels. The test records, shipment records and reference to the used read out chips of all the hybrids will be stored in the database. We will later fix the tolerance in terms of percentage of channels not properly working on a single Hybrid. It will largely depend on the quality of the sensors, meaning that the higher the sensor quality, the lower the tolerance on Hybrids.

- **Flex Cables**

  Responsible Institute: **Fermilab, INFN-Milano**

  Flex Cables will be supplied by a vendor with the required connectors mounted on both ends and with certified characteristics in terms of impedance between lines and resistance. We plan to execute some checks of the characteristics on 10% only of cables for each delivery. The test records and shipment records of all the flex cables will be stored in the database.

- **Mechanical Structure**

  Responsible Institutes: **Colorado U., INFN Milano**

  The mechanical structure of the ladders will be provided by the same company producing all the carbon-fiber supports of the Forward Silicon Tracker, with a certified degree of planarity to avoid any torsion effect during the ladder assembly. We do not plan to execute any particular check on these structures, but an accurate visual inspection and a planarity check on a granite table.

- **Ladder Assembly**

  Responsible Institutes: **Colorado U., Fermilab, INFN Milano**

  Once a sufficient number of components are received and accepted, the ladder assembly process can begin. We plan to assemble 50% of the ladders at SiDet and have the other 50% assembled by an Italian specialized company. How to tune the minimal amount of parts necessary to start an assembly run will be decided later on, when enough experience has been gained in this job. The assembly will require the development of special mounting jigs to ensure the alignment of strips within few microns and the use of special bonding tools to wire-bond sensors and FE chips. Assembled ladders will be extensively tested both in pulse mode and with laser at SiDet using a test stand with DAQ to read out all the channels. We will define a ladder acceptance procedure, which will also specify the maximum tolerable amount of broken channels per ladder. The test records of all the ladders and reference to the used hybrids, flex cables and sensors will be stored in the database.

9.9.3.2 Plane Support Production

Responsible Institutes: **Colorado U., INFN Milano**

Plane Supports will be provided by the same company producing all the carbon-fiber supports of the Forward Silicon Tracker, with the required certified accuracy. They will be tested at SiDet by measuring the relative accuracy when two halves are joined together to form a plane support and when three plane supports are stacked to form a station. These tests will be performed by measuring the relative positions of the reference marks present on each half of the plane supports by means of a high precision *coordinate measuring machine* (CMM). Plane Supports will be tested also to check the cooling duct embedded in the structure. It has to be leak checked and pressure tested. The test records and shipment records of all the plane supports will be stored in the database.

9.9.3.3 Half-Plane Assembly

Responsible Institutes: **Colorado U., Fermilab, INFN Milano**

When two ladders and one half-plane structure are tested and declared accepted, a Half-Plane can be assembled. The alignment of the ladders will be checked at SiDet on a high precision *coordinate measuring machine* (CMM). Once two half-planes are assembled, they will be joined together to form a complete detector plane and will be tested, using a test stand equipped with a DAQ, in pulse mode and with laser in the final plane configuration with the proper cooling system. Temperature in the most critical spots will be monitored to check the efficiency of the cooling system. Structure deformations will be monitored as well on a CMM table. The test records of all the half-planes and reference to the used ladders and plane supports will be stored in the database.

9.9.3.4 Test Stands

Responsible Institutes: **Fermilab, INFN-Milano, INFN-Pavia**

To carry out full electronic test of the read out chips, the hybrids and the ladders, test stands will be set up at INFN Milano, INFN Pavia and SiDet. It is assumed that the test stands will be common to all sites, sharing the same hardware and software platform. The test stands will use the DAQ developed by FNAL and Milano for the pixel test beam.

9.9.4 External Support Mechanics

Responsible Institute: **Colorado U., INFN-LNF, INFN-Milano**

The External Support for Forward Silicon Stations provides a twofold function. On one side, it holds the station in the proper position around the beam-pipe; on the other side, it incorporates and supports the straws of the module 0 of the nearby straws plane. Straws are indeed embedded in the central bar of this support structure within a Rohacel foam. The External Supports for Forward Silicon Stations will be provided and certified by the same company producing all the other supports for the Forward Silicon Tracker system. They will

then be filled with straws at Frascati, fully tested and then sent to FNAL. Once delivered at SiDet, they will be measured on a CMM table to check for the accuracy of the main support points. The test records and shipment records of all the external supports will be stored in the database.

9.9.5 Cooling System

Responsible Institutes: **Colorado U., INFN-Milano, INFN-Pavia**

The cooling system, excluding the ducts embedded into the support structures, consists of the chilling fluid unit, the coolant circulation and distribution system, the station enclosures and all the instruments and probes to monitor temperature and coolant flows. The station enclosures provide the proper dry-gas atmosphere around the detectors in each station. The chilling fluid units produce the fluid to cool the electronics and the gas flowing in the enclosures. The system will be assembled by the Pavia and Colorado U. groups at FNAL. During production, all the parts of the cooling system will be tested before the final assembly and the test records will be stored in the data-base. The prototype cooling system developed during the R&D phase will be used to test the ladders and the planes during their production at SiDet.

9.9.6 External Cables

Responsible Institute: **Colorado U., Fermilab**

The external cables for the micro-strip system includes LV, HV and data cables. The Fermilab group will be responsible for the procurement and testing of all the external cables with relative connectors, but the Low Voltage cables, which will be procured and tested by Colorado U.

9.9.7 Low & High Voltage Power Supplies

Responsible Institute: **Colorado U.**

Both low and high voltage power supplies have to be floating and well isolated from ground. We assume we will buy commercially available Power Supply Systems.

9.9.8 Junction Cards

Responsible Institute: **Fermilab**

The Junction Card repeats the signals between the read out chips and the Data Combiner Board and distributes the power to the chips and the sensors. These boards will be developed, tested and produced by the Fermilab CD electrical engineering department.

9.9.9 Data Combiner Boards

Responsible Institute: **Fermilab**

The Forward Silicon Tracker Data Combiner Boards will be used to assemble the data from the ladders and sort them according to time-stamps. They are exactly the same as the pixel DCBs. One data combiner board will be needed per half-station. Procurement, assembly and testing of these boards will be done by the Fermilab group for all the BTeV detectors.

9.10 Installation, Integration and Testing Plans (at C0) for the Forward Silicon Tracker

9.10.1 Introduction

This is a general description of the Installation, Integration and Testing Plans for the Forward Silicon Tracker. As explained in the Production Document, once micro-strip half planes are assembled and checked at SiDet, they are ready for the final installation at C0. It is worth noting that micro-strip half planes are already internally aligned to ensure a sufficient relative precision when combined to form a plane and even a station. This means that the most crucial operation during the installation is to position the first plane, on the basis of which the station is built. Micro-strip installation should be coordinated with that of straw tubes since micro-strips can be installed only once the straws of the same station are already installed. The installation of the full Forward Silicon Tracker system consists of seven almost identical procedures of single station installation. We estimate that each installation will take about three days, sincluding a full check of all the station functionality and performance. In the present staged scenario, we plan to install stations 1, 2, 5 and 6 in the 2009 shutdown and the remaining stations 3, 4 and seven in the next year shutdown. The Forward Silicon Tracker installation, just described, requires the preliminary installation of all the external electronics, the cables and cooling lines.

9.10.2 Preliminary installation of the Forward Silicon Tracker services

The preliminary installation of the micro-strip services consists of the installation and debugging of all the external electronics, such as DCBs and PSs, in the proper racks, the dressing of the cables between the racks and the outer frame of each station, and the dressing of the cooling lines, both for fluid and for dry-air, between the access points provided in the experimental hall and the outer frame of each station. It is mandatory that this work be done well before the time slots allocated for micro-strip installation.

9.10.2.1 Personnel and Time Required

DCBs and PSs will be set up, run and debugged by the micro-strip group personnel. We assume that a crew of two technicians can pull all the cables for one station in one day under

the supervision of one physicist. There are 24 200' long HV cables, 6 10 m long LV cables and 12 10m long data cables for each station. At the same time, a crew of two technicians should be able to prepare the distribution and return lines for the liquid coolant and the dry-air distribution line in 5 days. Debugging and repairing of cables and cooling lines would require other two days of a specialized technician. All the operation should not take more than 10 working days. We certainly need the assistance of a surveying crew to define the positions for cable and line dressing for two days.

In total we need:

- FNAL Survey Crew: 2 days
- FNAL Tech: 2 days/station (7 stations = 14 days)
- FNAL Tech: 10 days
- FNAL Senior Tech: 2 days
- Milano Physicist: 10 days
- Milano EE: 10 days
- CU Physicist: 10 days
- CU ME: 10 days

9.10.3 Summary of Testing Prior to Moving to C0

All the possible tests and adjustments will be done at SiDet before transportation to C0. Half planes are completely checked for functionality and performance using the final DAQ, if ready, or the PCI based version developed for the pixel test beam. Even the mechanical structure of the stations have been designed to minimize the alignment operations during the final installation. Half planes can be simply combined to form a plane and planes can be stacked to form a station in such a way that the relative internal alignment within the required precision is guaranteed. Only checks with optical instruments are necessary to verify that nothing unexpected happened.

9.10.4 Transportation of Level 2 Subproject Elements to C0

9.10.4.1 Equipment Required

Special boxes with shock absorbers will be prepared for half plane transportation to C0. A minivan will be enough for this transportation.

9.10.4.2 Special Handling

Particular attention should be paid during the transportation to avoid shocks that could destroy the internal alignment. The material is extremely fragile.

9.10.4.3 Personnel and Time Required

If possible, our micro-strip group will personally take care of the transportation to C0. We foresee 7 transportations to C0, one for each station installation. We do not intend to move any component from SiDet if not necessary. Each transportation will not require more than half an hour.

9.10.5 Installation of Level 2 Subproject Elements at C0

9.10.5.1 Installation Steps

The installation sequence for a single station consists of the following steps:

- Installation of the station support and all the connections to power supplies, cooling system, and DAQ and control.
- Installation of the first plane.
- Installation of the second plane.
- Installation of the third plane.
- Installation of the station enclosure.

9.10.5.2 Equipment Required

High accuracy surveying equipment is required to measure the position of the fiducials on the station support and on the half plane structures, and to align them with respect to the external fiducials.

9.10.5.3 Special Handling Issues

All the components of the system are extremely fragile and should be assembled in a pretty clean environment.

9.10.5.4 Potential Impact on Other Level 2 Subproject Element

The Forward Silicon Tracker installation is strictly correlated with that of the straw tubes. We plan to install micro-strips only once the straw tubes of the same station are already installed. Presumably both micro-strips and straws will share the same external mechanical structure, which can slide into the final position on high precision rails.

9.10.5.5 Personnel and Time Required

The micro-strip group will take care of the major steps of the installation process. We certainly need the assistance of a surveying crew during all the installation to measure the position of the fiducials and a senior technician to provide and check the connections to the cooling system ducts, both for coolant and dry-air. We estimate that one day is enough to physically install one station and to carry out the obvious checks for continuity of the connections.

In total we need:

- FNAL Survey Crew: 1 day/station (7 stations = 7 days)
- FNAL Senior Tech: 1 day/station (7 stations = 7 days)
- Milano Physicist: 1 day/station (7 stations = 7 days)
- Milano EE: 1 day/station (7 stations = 7 days)
- CU Physicist: 1 day/station (7 stations = 7 days)
- CU ME: 1 day/station (7 stations = 7 days)

9.10.6 Testing at C0

During the station assembly we plan to execute only some tests to check for the continuity of all the connections; cooling lines, in particular, have to be leak checked and pressure tested. Once the station is completely installed and sealed inside its enclosure, it can be turned on and run. Cooling circuit parameters, such as flows and temperatures, will be continuously monitored while the system is approaching its stationary regime. An extensive check of all the functionality and performance of the station detectors will be carried out by electrically pulsing the FE chips and reading it out through the final DAQ system. Particular care will be devoted to establish a clean grounding of the system. Once the station is fully checked, it will be ready for the final positioning. The station will be smoothly rolled into the final position together with the straw chambers. A final survey of all the fiducials on the station support will be done before to declare the station "*installed and operational*".

9.10.6.1 Stand-Alone Subsystem Testing

The station will be tested as a stand-alone subsystem by electrically pulsing the FE chips. The major requirements to carry out this test are described in the following subsections.

- **Mechanical:**

  The cooling system needed for micro-strip stations, including the dry-air purge system, should have been installed, debugged and tested well before the installation of the first station. Analogously, piping from the chiller units to the station positions in the

experimental hall should have been installed and leak and pressure checked. Obviously, the mechanical structure to roll both the micro-strip and straw stations into the final position, should be ready and calibrated.

- **Electrical/Electronics:**

  All the cables for data and power supply should have been already installed and should reach the proper station locations and be ready for the connection. The final quiet AC mains should be installed and tested. The power supply systems should be operational both for high and low voltages. The Data Combiner Boards should be installed and fully checked for read out. The final bunch crossing clock should be available, or at least a fake one should be generated. All the alarms and monitors should be in place and operational (readable).

- **Software:**

  The final DAQ should be ready and operational, or at least a part of that, which would allow us to read out the system trough our Data Combiner Boards. It should accept and process in *OR* mode a variety of calibration triggers synchronized with the main bunch crossing frequency. Event builders should be ready for each subsystem. We will take care of all the specific software development to test and calibrate our system.

- **Personnel and Time Required:**

  The micro-strip group will take care of the major steps of these stand-alone tests. For the first day we need the assistance of an expert of the cooling system to set up and run the system and another expert to check the functionality of the monitor/control system. At the end of these tests, we need a survey crew to certify the final positioning, when the station is rolled into the final position. We plan to execute all these tests on each stations in about two/three days.

  In total we need:

  - FNAL Survey Crew: 1 day/station (7 stations = 7 days)
  - FNAL ME: 1 day/station (7 stations = 7 days)
  - FNAL SE: 1 day/station (7 stations = 7 days)
  - Milano Physicist: 2 days/station (7 stations = 14 days)
  - Milano PostDoc: 2 days/station (7 stations = 14 days)
  - Pavia EE: 2 days/station (7 stations = 14 days)
  - CU Physicist: 2 days/station (7 stations = 14 days)
  - CU ME: 2 days/station (7 stations = 14 days)
  - CU PostDoc: 2 days/station (7 stations = 14 days)

9.10.6.2 Multiple Subsystem Testing

As described above, our *stand alone* tests will also be integration tests with the DAQ and other systems, such as the trigger and the monitor/control system. We will continue to refine this kind of tests and to debug the system up to the end of the shutdown periods available for installation.

9.10.6.3 Software

We plan to refine and update our software as required by the debugging process.

9.10.6.4 Mechanical

We plan to carefully watch the cooling system performance and possibly refine its tuning during all the available shutdown period.

9.10.6.5 Personnel and Time Required

Certainly the micro-strip group and the availability of the DAQ and cooling plant experts. The duration of these multiple subsystem tests will be roughly 10 weeks, 2 weeks in the first shutdown and 8 in the second shutdown once the foreseen micro-strip installations are completed.

In total we need:

- FNAL ME: 20 days
- FNAL SE: 20 days
- Milano Physicist: 50 days
- Milano PostDoc: 50 days
- Pavia EE: 50 days
- CU Physicist: 50 days
- CU PostDoc: 50 days

Bibliography

[1] G. Tonelli, *et al.*, "The R&D program for silicon detectors in CMS"; Nucl. Instrum. Meth. A 435 (1999) 109.

[2] Nucl. Instr. and Meth. A 466 (2001) 308-326

[3] "The Silicon Sensors for the Compact Muon Solenoid Tracker - Design and Qualification Procedure" CMS Note 2003/015

[4] CERN Tracker TDR, CERN/LHCC 98-6 CMS TDR 5 (1998)

[5] "Notes on the Fluency Normalization Based on the NIEL Scaling Hypothesis" ROSE/TN/2000-02

[6] "Investigation of Design Parameters and Choice of Substrate Resistively and Crystal Orientation for the CMS Silicon micro-strip Detector" CMS Note 2000/011

[7] "Programmable Mezzanine Card" Pixel Detector Project Document ESE-PIX-20001101

[8] "PCI Test Adapter Card" Pixel Detector Project Document http://www-ese.fnal.gov/ESEPROJ/BteV/TestStands/PCI_Test_Adapter.pdf

[9] Valerio Re, **et. al.**, "Status of the Design of the Analog Channel for the Strip Detector read out (Dec. 2002)", BTeV-doc-1553-v2.

[10] Valerio Re, **et. al.**, "Status of the Design of the Analog Channel for the Strip Detector read out (Feb. 2003)", BTeV-doc-1554-v2.

[11] J. Hoff, **et. al.**, "FSSR Status Report: Completion of the Functional Design Phase", BTeV-doc-1718-v4.

[12] J. Hoff, **et. al.**, "Read out Architectures for the BTeV Strip Detector", BTeV-doc-1551-v1.

[13] L. Ratti, **et. al.**, "The Fermilab Silicon Strip Readout Test Chip", BTeV-doc-2866-v1.